

FIG.1

2/23





FIG. 2

3/23

FIG. 3



TO/FROM PORT CONTROLLERS 206

TO SPACE SWITCH  
CONTROLLER 214

MASTER CONTROLLER 210

MASTER  
TIME-COUNTER  
314

MEMORY  
304

OUTPUT  
INTERFACE 308

PROCESSOR  
302

INPUT  
INTERFACE  
306

SWITCH  
INTERFACE  
312

BURST-  
SCHEDULING  
KERNEL 310

4/23




FIG. 4

5/23




FIG. 5A




FIG. 5B

6/23

1	2	3	K-3	K-2	K-1	K
<div>NULL <u>608</u></div>	<div>ID <u>606</u></div>	<div>NULL <u>608</u></div>	<div>NULL <u>608</u></div>	<div>ID <u>606</u></div>	<div>NULL <u>608</u></div>	<div>NULL <u>606</u></div>
<u>604</u>	<u>604</u>	<u>604</u>	<u>604</u>	<u>604A</u>	<u>604</u>	<u>604</u>

600

FIG. 6


7/23

	1	2	3	M-3	M-2	M-1	M
	<u>706</u>	<u>706</u>	<u>706</u>	<u>706</u>	<u>706</u>	<u>706</u>	<u>706</u>
	<u>704</u>	<u>704</u>	<u>704</u>	<u>704</u>	<u>704</u>	<u>704</u>	<u>704</u>

700


FIG. 7

8/23





9/23

FIG. 9

10/23





FIG. 10



11/23

FIG. 11




FIG. 12

13/23




FIG. 13

13244ROUS01U

14/23




FIG. 14

15/23




FIG. 15

16/23




FIG. 16






FIG. 17

18/23




FIG. 18

13244ROUS01U

19/23




FIG. 19





FIG. 20

13244ROUS01U






FIG. 22




FIG. 23